To-do List for Emergency

1. Done on 5/12/08
2. Done on 5/15/08

1. Re-evaluate the timing budget of Channel Estimation and Joint Detection.
   
2. Design Verilog template for TD modem RTL implementation, which is a unified solution for HW and ASPEC accessing a same SRAM bank by sharing a read/write port.